it's actually a brain teaser.
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
Explain Setup hold violations Try to solve this current problem in a design Basic VLSI questions
Usual asic qstnslike setup hold and verilog
The questions weren't that difficult, you just have to try. Don't blank out!
cross clock domain questions
asynchronous clock domain crossing, FIFO pointer logic, timing constraints, a divide by 3 clock generator
Where do you see yourself in 5-10 years?
Some cutting square questions,
Problem on timing analysis
What is aliasing, and how can you make sure you aren't reading an aliased signal of unknown frequency on an oscope?
Viewing 471 - 480 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer