ASIC/FPGA Verification Engineer
Interviewed at Government of India, Department of Space, Indian Space Research Organisation
4.2★
Oct 12, 2015
Technical
Technical
what is congestion and what are the causes
What is volatile command in C language?
Do you known where the bitstream goes in order to program an FPGA (Describe the FPGA flow and what specifically the bitstream does)
Describe this certain project that you had worked on, what were the requriementes, outcome, etc
What is handshake mechanism in uvm and explain how to override
Verification concepts and System Verilog concepts
1. What was the maximum clock frequency of your design, how did you determine it (in reference to a project on my resume)?
Technical question given in the paper about timing diagram and calculate min and max delay
Tell me about your current position and the key skills you use throughout your day.
Viewing 461 - 470 interview questions