Draw a gate using a Multiplexer.
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
latch-up, filters, Nand gate using CMOS, mux implementation.
What part of this 32-bit binary code is corrupted?
What are setup time- and hold time- violations and how to resolve them. Project detail.
Learn about properties and try to apply same while writing assertions and coverage points.
What are the areas of my interest?
1: Asked me about my resume. Mainly about the DDR2 memory controller on my resume. 2: Asked me about FPGA.
The first one was about implementing a NOT gate with MUX.
for phone interviews, basic data structure algorithms. 1. Reverse singly linked list. Onsite was more difficult with a bit of algorithms, computer architecture, design verification, and OOP.
How do you as a back-end designer work with front-end (RTL/Synthesis) designers to solve tough timing problems, for example, under what circumstances do you absolutely need them to solve on their side? What information or files do you provide to them?
Viewing 61 - 70 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer