Tell me abuot your self
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
draw xor gate cmos diagram.
fifo deepth calculation using 1 32-bit adder to add two 64-bit data detect every value 1-bit position for a signal
They asked me to write the Verilog code for a D-Flip Flop. I had forgottend verilog, so I asked them if I could write it in pseudo-code. I dervied and wrote the code from first principles. I think this impressed them.
Why do you want to work here?
FPGA question
UVM Verilog Verification thinking Logic gates
Describe two ways to double throughput in this provided circuit.
Design an efficient circuit to convert thermometer code to binary. How would you pipeline it?
Set up hold while the output of second ff is used as input of the first ff
Viewing 631 - 640 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer