Assume that a certain gate in a logic circuit is always stuck at 1. What test inputs would you need to determine that the logic gate is defective.
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
What is the CMOS
what is clock uncertainty what is skew
Verilog description of logic. Digital logic questions
Types of coverage?
Create a NAND gate using only 2:1 muxs.
Using only NAND gate to design some logic
After you design the hardware in Q1, try to design another hardware to show the index of the bits at the same time.
I was asked to create XOR gate using only NOR gates.
State machine for detecting the sequence 101011
Viewing 141 - 150 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer