We want to amplify a 100mV differential signal to 1V. How do you do this?
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
Write a Verilog code to detect a sequence (for FSM) Verilog code for flip-flops Questions related to digital electronics
digital, sv, verilog, UVM questions.
What do you think about etched
they asked me what I've been doing in my field. what class I liked most.
About digital,verilog,system verilog questions In sv oops concepts
Design a FSM of Moore Machine to detect 0110 sequence.
DV team lead asked a question about mathematical proof for paired prime numbers characteristic.
1. Difference between SystemVerilog and Verilog. 2. Difference between nonblocking and blocking. 3. Difference between asynchronous and synchronous. 4. How can you observe and solve the problem if there is a timing violation (related to setup time and hold time)
Describe the process for design of a new architecture and the refinement process
Viewing 131 - 140 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer