detailed test plan for a synchronous fifo
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
Wie würden Sie die Herausforderung lösen, wenn ein kritischer Timing-Fehler im finalen ASIC-Tapeout entdeckt wird?
ASIC Design Workflow Verilog SystemVerilog
My projects which was relevant to job role
Asked me questions on Tessent tool
1. Tell me a little about yourself. 2. What got you interested in FPGAs?
1. The difference between ASIC and FPGA. 2. How will you generate the liberty file using script. 3. ASIC flow.
what is your salary expectations
FIFO, clock gating, latches
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
Viewing 1061 - 1070 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer