You have a device A connected through 8 channels that can transmit binary signals (1 bit per channel) at a rate of 200 MHz to a device B which you have to design, and which then has to transmit through a single channel of 1 Gb/s to a device C. What can you say about this network. What do you have to look out for?
Draw the 2 to 1 multiplexer using not, and, nor gate and design verilog code from it.
Basic digital design questions, eg. setup time, hold time. Verilog programming.
Initiative
How does clock skew affect the operational frequency of this circuit.
Resume Based Questions SoC design flow State Machine code
1. Static and dynamic power 2. How to fix setup and hold time violation without adjusting clk frequency? 3. Significance of VT 4. Subjects of 1st and 2nd semester in mtech. 5. RTL to GDSII 6. Basics of design for testability.
STATIC TIMING ANALYSIS
Pipeline stages in common computer architecture. Why does it has to be 5 stages? Critical path solving question with 5 cascading xor gates.
design traffic light what main things to consider. sr latch. leadership questions
Viewing 11 - 20 interview questions