How often do you use the digital programming software?
Asic Physical Design Engineer Interview Questions
34 asic physical design engineer interview questions shared by candidates
Static Timing Analysis, Setup time, Hold time, Clock gating, Clock Path Pessimism Removal, Digital design flow, Vmin
mentioned above
they ask the inputs into the tools for different steps of physical design.
Tell any 5 commands and how to validate floorplan
How is uncertainty determined.
What is setup time and hold time? How would you fix these violations pre-silicon and post-silicon? What is the difference between clock skew, clock jitter, and clock uncertainty? Draw CMOS for a 1-input NOT gate, 2-input NOR gate, and 4-input NAND gate. Draw the circuit for a full-adder with minimal number of gates.
Question on power optimization technique beyond what the tools have options, basically looking for some innovative way of power optimization.
Coding to parse a netlist
They checked your resume and asked the questions related to your classes.
Viewing 21 - 30 interview questions