As an ASIC verification Engineer Most of the questions were based on system Verilog and UVM. 1: Components of UVM, which components have you worked. 2: Phases in UVM 3: Assertions
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
sorting, patterns ,microcontrollers, swaping, encapsulation
FIFO fills at a particular rate "x" and drains at rate "y". How deep does it need to be to sustain 100% throughput.
The questions were basically related to digital electronics ,puzzle,aptitude.
They mostly concentrated on sv , uvm
Regarding Technical skills I don't have any difficulties and regarding job location to change from Bangalore can be difficult
not much difficult
They asked some questions about Cmos theory, computer architecture . Like adders, you have to know different types of adders and their advantages etc.
asynchronize fifo coding
Given a block diagram, how would you connect everything internally to make it work?
Viewing 921 - 930 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer