What is crosstalk delay and how to fix?
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
design a state machine and write Verilog code.
Basic questions related to System Verilog and UVM
Tell some of applications of buffer?
Write a verilog code to detect the pattern 1011
Design a Neural Network for a system.
1. Memory design and block diagram 2.Verilog programming 3.C++ (oops concepts) 4.SV & UVM components
Difference between 8085MP and 8086
1. Difference between Melay and Moore machine. Many more...
Draw XOR gate using nor gates, What are universal gates and why they are called universal gate, what is difference between latches and flipflops
Viewing 281 - 290 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer