Skip to contentSkip to footer

Asic Engineer Interview Questions

Salaries
Interviews

1,075 asic engineer interview questions shared by candidates

1. Swap function: difference between pass by value and pass by reference 2. Fibonacci series. Two implementation: for loop and recursive. 3. The usage of constant, constant functions 4. Detect sequence pattern in FSM.
avatar

ASIC Design Engineer

Interviewed at NVIDIA

4.4★
Mar 12, 2015

1. Swap function: difference between pass by value and pass by reference 2. Fibonacci series. Two implementation: for loop and recursive. 3. The usage of constant, constant functions 4. Detect sequence pattern in FSM.

All the interviewers are Indians and were really nice. I had a really good conversation each interview is about an hour. Everyone had a set of questions prepared and asking me to solve. 1. Full SV - fork join_none, virutal functions, $cast, static variable, Cache size - direct mapping, MESI FSM, constarints, parity check - post randomize 2. STA - hold violations, max freq, FIFO depth, metasibility 3. DUT - muti master muti slave bridge verification - draw the env and testcases, AXI signals 4. UVM - phases, AXI why not APB?, AXI lite vs. AXI 3.0, Driver code, coverage class and do cross coverage. 5. HR -> about team work, resources you used in a project, set back you faced. Explained most employee benefits, applying for H1B and green card, etc
avatar

ASIC Design Verification Engineer

Interviewed at Qualcomm

3.8★
Jan 28, 2021

All the interviewers are Indians and were really nice. I had a really good conversation each interview is about an hour. Everyone had a set of questions prepared and asking me to solve. 1. Full SV - fork join_none, virutal functions, $cast, static variable, Cache size - direct mapping, MESI FSM, constarints, parity check - post randomize 2. STA - hold violations, max freq, FIFO depth, metasibility 3. DUT - muti master muti slave bridge verification - draw the env and testcases, AXI signals 4. UVM - phases, AXI why not APB?, AXI lite vs. AXI 3.0, Driver code, coverage class and do cross coverage. 5. HR -> about team work, resources you used in a project, set back you faced. Explained most employee benefits, applying for H1B and green card, etc

Mainly focused on Low power as I said I am interested in low power. Asked about timing analysis STA setup hold and synthesis. Some basic rtl design with verilog vhdl.Basic CMOS modeling NAND gate and NOR gate. IN HR round as i was fail in one of the subject was asking about that subject but as i performed well they consider that.
avatar

ASIC Design Engineer

Interviewed at Intel Corporation

3.9★
Mar 12, 2015

Mainly focused on Low power as I said I am interested in low power. Asked about timing analysis STA setup hold and synthesis. Some basic rtl design with verilog vhdl.Basic CMOS modeling NAND gate and NOR gate. IN HR round as i was fail in one of the subject was asking about that subject but as i performed well they consider that.

Viewing 111 - 120 interview questions

Glassdoor has 1,075 interview questions and reports from Asic engineer interviews. Prepare for your interview. Get hired. Love your job.