Tell me about yourself and work experience? Explain ASIC flow? What is Scan chain insertion? USe? What is scan chain reordering? Why macros are placed preferably at boundary and not at centre? What all physical only cells you cam across ? Explain? Checks before placement? How do you fix timing at Place? Difference between CCD and CTS? What is HFNS? Why it is not done at syn? Aim of CTS? What happens in route? What are NDR ? Explain side flows? Types of placement blockages? What is derate? what is LVS? what is FEV? Kind of buffers used for CTS? How do you select them?
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
What are the ways to synchronize signals and busses?
Present the previous projects
Questions about clock domain crossing issues. How to avoid them.
How to verify a design? What do you know about your verification env? Do I know any AMBA protocol? Do I use shell script? or any other script language?
It was a written test with 4 parts of question, Giving a option to us to choose 3 parts among the 4, But with Aptitude compulsory. 1) Aptitude(10Q) 2)Digital circuit designing 3)Cmos and Vlsi design and 4)Vlsi coding verification questions
About Digital electronics and c language
how can you decide a clock cycle by 3, use verilog to impalement it
what is an FSM
Explain setup and hold time.
Viewing 91 - 100 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer