In the first round, the interviewer described a memory model consisting of L3 cache and main memory and asked me how will I verify it.
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
UVM based questions and Assertions and constraints
1. What are the pros and cons of adding an extra stage in a CPU 2. Follow-up: How does adding a stage affect the setup time and hold time
implementation of driver class based on the figure they gave
Resume, projects related to Verilog and system verilog questions
They will ask to sign bond of 4 years
Aptitude, C++, Verilog, Digital Design basics and logical reasoning
About counters ,flipflops gates ?
1) tell me about yourself? 2. started from digital electronics, questions from mux.design 10:1 mux from 3:1 mux.difference between synchronous and asynchronous design ,sequential and combinational circuits. 3.what is blocking and non blocking in verilog. 4.write a vcerilog code for d flipflop for asynchronous reset 5.write a verilog code for counter. 6.test bech for the above codes. 7.can we write always block inside initial and vise versa?(no procedural block can be implemented inside another procedural block) 8.how to implement always block function without using always block? 9.what is logic,reg,wire data types and their default value?signed and unsigned data types and their size. 10. simple aptitude problem on clock 8.
1.Introduction about yourself 2.Questions related to sv,uvm 3.Questions related to protocols 4.Coding skills
Viewing 791 - 800 interview questions