Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequncy divider, clock gneration using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
digital electronics and verilog
How would you debug a failing simulation where coverage is not met?
Basic question in SV, UVM, Verilog, Linux
Why did you not raise alarm on a certain issue? (I didn't think it was that important, but the interviewer thinks it is very important - again a smile that hints that my team is not doing the right thing, according to him).
FSM: Pattern detection 101 in a given sequence --> Change design from Moore to Mealey machine; Lots of questions based on Computer Architecture ( Memory-Cache heirarchy), Test Case scenarios, Signal Tx-Rx rates based question,
f/3 counter design using FSM
they focused a lot on OOP, which is unexpected given the title that I applied.
Do you know anything about RISC Architecture?
1. Write a constraint to generate 4 variables which are unique
Viewing 121 - 130 interview questions