They asked me digital question which was from gate 2000s model
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
Basics of oops concepts in sv
Design AND gate using MUX.
ASIC Design flow questions, Verilog codings, STA, Clock Tree Sythesis, VLSI, Questions on projects mentioned in Resume.
Cost of ball and bat.
First it was a skype interview after resume shortlist. Second it was in the company itself where there was a written exam consisting of digital, analog, apti and C. Followed by project related interview and some design related question(frequency converter).
differenece between function and task , equality and case equality operator, wire and reg and logic, case and casex and casez, dynamic array and queue, what is mail box
Draw a count to 5 counter logic circuit.
Core Digital Perl, C and UVM Given to solve may circuit problems How to code xor gate with multiplexers.
Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequncy divider, clock gneration using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.
Viewing 111 - 120 interview questions