program for ring counter and Johnson counter in verilog
Asic Verification Engineer Interview Questions
229 asic verification engineer interview questions shared by candidates
program for pattern detector for FSM
write code for generating clock of 50MHz frequency, with 5% jitter and duty cycle.
Digital questions, UVM environment based questions
coding questions consists of - creating sequences - creating constraints for a given problem - creating an algo for data query
what rating you will give to yourshelf?
1. Build a circuit to ti produce a signal high whenever output changes also asked this to be implemented in terms of FSM suitable for RTL CODING. Asked about data dependencies and control dependencies, caches types and cache replacement policies. What is virtual fiction in c++ and recursive functions code in c Mostly basics
Q: Number of test vectors for a priority encoder with "n" inputs.
Q: FSM for detecting a particular sequence.
From where did I completed my education
Viewing 81 - 90 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer