Related to SV + UVM + Puzzles + Perl and other scripting language
Asic Verification Engineer Interview Questions
229 asic verification engineer interview questions shared by candidates
describe a situation where I applied low-power design techniques to improve chip performance.
write a round robin arbiter in Verilog
Difference between arithmetic right shift and logical right shift
Difference between function overloading and function overriding
Basic coding algorithm like sorting of arrays. PERL scripting basics.
Questions to determine my problem solving and coding skills.
Nothing unexpected asked all project related questions.Questions on FSMs,Aorundrobin algorithems.UVM,system verilog,Linkedlists.Register aliasing CPU i/f verification. It is exhaustive be preapre to stay alive till last round :)
About UVM phases and how I use them.
Difference Between Associative array and Dynamic Arrya
Viewing 61 - 70 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer