Tell me about your self
Asic Verification Engineer Interview Questions
229 asic verification engineer interview questions shared by candidates
About the projects I worked on.
Debugging scenarios of latest project
What is Setup time and Hold Time? Verilog and C syntax related Questions. Questions of Digital Electronics
Call uvm_agent function from uvm_sequence to display "hello world"
Describe your previous work experience
I was asked about basic C++ knowledge, such as encapsulation and polymorphism. I was also asked to interpret some assembly code. A design manager asked me conceptual questions about computer systems and architecture, such as cache and virtual memory.
System verilog and c based questions Fork join , assertions , coverage
If your constraint block includes values like 0, 1, 4, and 300 to 400, how would you handle that in coverage?
Given a diagram, how would you verify a design/check output data. Computer arch basics and design questions
Viewing 201 - 210 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer