Write verilog code for D ff.
Asic Design Engineer Interview Questions
709 asic design engineer interview questions shared by candidates
Describe the projects you have worked on.
I can't say exactly but one SystemVerilog question was to implement a finite state machine given a certain output. Review sequence detectors.
All questions were related to my previous experience, testing methodology, and problem solving skills. They also asked some basic oo concepts
Sequence detector with FSM Synchronization Cache
Design a CAM.
Asynchronous FIFOs. These guys love them.
Frequency divider
Setup hold time calculation
CMOS characteristics?
Viewing 561 - 570 interview questions