what factors of transistor affects the delay time
Verification Engineer Interview Questions
2,556 verification engineer interview questions shared by candidates
What is a hash table?
What is latency and throughput?
About digital electronics for VLSI domain
Why modport is used? What is polymorphism? What is deep copying ? what is inheritence? Why we are writing interface? Different Phases in UVM? Which phase are task and which are functions?
Questions about past experience with Verilog and VHDL
Basics of digital,. VLSI design etc
Basic SV/UVM questions
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
Not Applicable and confidential as per norms
Viewing 2521 - 2530 interview questions