About digital,verilog,system verilog questions In sv oops concepts
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
How would you verify a write-back 4-way set associative cache using assembly language programming.
expected salary with respect to your experience
I have over 30 years developing flight an ground hardware for the space and aviation communities. THis background was assessed during the interview.
What are the components used in an additional circuit?
Do you think your team spent too much time for the (simple) design you worked on (with a smile that hints that my team doesn't know what we are working on)?
Jk flip flop,logic gates,register table (embedded) k map and some VLSI basics
Reverse linked list
Identify stress concentrations on a PCB
Interesting question about memory aliasing. You've two APIs write(addr, data) and read(addr, &data) just using these two APIs write an algorithm to identify one of the internal signals that has been shorted. You've no access to internal signals or the interface signals (black box verification)
Viewing 91 - 100 interview questions