Related to SV + UVM + Puzzles + Perl and other scripting language
Asic Design Engineer Interview Questions
710 asic design engineer interview questions shared by candidates
String manipulation in C++ to take out certain characters.
Truth table of a simple verilog module. blocking/unblocking assignment
metastability and cross clock domains: explain setup time and hold time, explain how synchronizer work, explain how 4/2 phase handshake, explain how asynchronouse fifo work
Explain LSFR, what does it do
FF question draw the detail circuit ，C++ question need to implement a class，Scan question it's touch , u need to understand the concept and apply it.. clock issue question，related project question.Most question are quite basic. As long As you finish Second year University. It should be Fine. They are very helpful and friendly. Basically a great interview.
Basically all are common tech questions. A experienced interviewee should be able to answer them.
What is a racing condition?
Process and Improvements - Examples of how you've improved processes - Thoughts on how current core processes could be enhanced - Creative and critical thinking abilities Physical Design, Power and Timing - Power optimization strategies - Timing challenges in high-frequency designs - Understanding RTL vs. PD in cores and SoC PD Flow and Fundamentals - Synthesis Design Compiler - Backend flow: DRC, LVS - Verilog (read and edit) - Primetime, STA (Static Timing Analysis) - High-speed designs (3GHz+) Structured Problem Solving - Real-world examples of problem-solving from past experience - On-the-spot problem-solving scenarios - Demonstrating adaptability and logical thinking Also topics about CTS including ICG cloning
Can't say. Technical questions have to do with basic ASIC design.
Viewing 211 - 220 interview questions