About system verilog , verilog, digital electronics
Verification Interview Questions
3,656 verification interview questions shared by candidates
System Verilog Assertions- FIFO Based
Sorting, bit logic
How do you find common elements between the arrays? reduce the complexity, asked me to write the code
What is the scope of a static variable? Given multiple scenarios(static variables across files, in recursion, ect.)
Write a scoreboard in SV or UVM for simple alu where there is an 8 bit input that is changing value every clock cycle and the output should be equal to sum of previous 5 inputs.
If you had to choose between two vacuums, same price, what would be some of the things you would consider?
Questions on writing constraints for the given sequence.
class A; function int foo(); int a; return ++a; endfunction endclass program tb; A a; int b, c; initial begin for(int i = 0; i < 10; i++) begin b = a.foo(); c = foo(); $display("B = %0d", b); $display("C = %0d", c); end end function int foo(); int a; return ++a; endfunction
design question - design a system to identify if input bitstream is divisible by 5 - taking a 16bit stream, programming - print matrix spiral, etc. Also assertion questions, UVM
Viewing 1281 - 1290 interview questions