Talk about yourself andyour education
Verification Interview Questions
3,656 verification interview questions shared by candidates
Q: SystemVerilog syntax questions Q: Design a clock in verilog without any existing clock signals Q: Some flip-flop/latch design questions at clock-domain crossing.
What are the top three attributes your mom would use to describe you
SystemVerilog Basic, Didn't touch upon UVM. OOPS Concepts, Virtual keyword etc.,
show how to access an address in cache and implement it.
what did u understand about this Role?
based on digit system and logic design courses
Questions on Digital electronics, CMOS, Physical Design and LVS
Code C++ - to print Fibonacci series using C++
Oops, identifying corner cases for specific designs, Computer Architecture concepts.
Viewing 1271 - 1280 interview questions