Was tested on computer architecture, pipeline, hazards, fsm, uvm basics, writing system verilog test benches for resume projects
Verification Engineer Interview Questions
2,565 verification engineer interview questions shared by candidates
It was strange interview I ever had. It was a telephonic interview and he asked me to explain system verilog code for small program, he was writing program as I was explaining him and he expect program to compile and run. Its all telephonic. which is strange. I did not like it and also not selected for next round
UVM TB questions, sequence, sequencer and driver protocol, SV randomization questions
pipeline processor architecture, hazard, shared memory problem, cache issues—remote repeated words both in SystemVerilog. I answered how to do it in python, but he insisted Con using c or SystemVerilog. In the last question, he asked me why I choose design verification. The whole procedure lasts about 53 minutes, quite tense I would say. I did not answer the memory coherence and delete repeat words in C. I would say I did not do it well. Hoping this could help others to get job. Just preparing questions.
Memory allocation
Create a presentation on your past projects.
1. FSM to check if a number is divided by 5. 2. Implement basic logic gates using a MUX and NAND. 3. Reverse a linked list. 4. Questions about a FIFO
Build a finite state machine with binary series input that accepts only numbers divided by 5
Questions mostly about the project. Basics of Pcie protocol
Questions on C# basics like hex code of 17, what is Class and Method. Asked to fill the empty spaces oin written C# code. Questions asked on Siemens PLC programming.
Viewing 1311 - 1320 interview questions