FIbonacci series
Verification Design Engineer Interview Questions
951 verification design engineer interview questions shared by candidates
1) C++ code to set the matrix MxN to zero if any element in MxN is zero. (leetcode medium question) 2) write constraint to set 32 bit address to be word aligned and 1kb in length
how to design a FSM using switch-case / shift register
Verification plan of any given design, assertions, what is coverage?
* Have you used UVM? * What is your knowledge level of SystemVerilog?
Do you have prior experience with UVM and System Verilog
How to convert hexadecimal to decimal.
- about SV, FIFO design, arbiter design
do I know objective-oriented coding
1. constraints 2. assertions 3. UVM topology
Viewing 941 - 950 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer