asked about uvm and system verilog.few questions about sv constraints
Verification Design Engineer Interview Questions
951 verification design engineer interview questions shared by candidates
Explain the I2C protocol
Describe the testbench you created for a particular project
Q: What is the use of the factory in UVM?
Basic electronics question - 2:1 Mux, truthtable, DFF, FPGA design flow
Draw the IDD diagram (current as a function of time) of an inverter when the input switches from OFF to ON.
related to projects and your role in the project
Difference between AXI and AHB and based on AXi channels
Discussed C++ Pointers. I was not expecting that topic. Also, Async Fifos, Dynamic Arrays in SV.
Read after write sequence implementation
Viewing 891 - 900 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer