write constraint for memory system
Verification Design Engineer Interview Questions
952 verification design engineer interview questions shared by candidates
Resume - past experiences and projects
He asked me about Data hazards, Instruction sets , Examples of branch prediction , 32 bit adder design. WAR and RAW Instruction examples. Basic Computer architecture questions.
All the questions were pretty basic and were related to fundamentals of logic design and verification.
Describe how CAM (content addressable memory) works.
Know everything in c++. Virtual functions/class. Polymorphism. Be ready to write code on the spot
Draw the truth table for a NAND gate.
What are your career goals? Where do you see yourself in five years?
CMOS/VLSI, timing, logic on transistor level, Verilog question
Write a function in C that receives a string with brackets i.e: "({})[]" and returns true if the brackets are in correct form (like the example above) or false if the brackets aren't well placed like for example : "((]["
Viewing 571 - 580 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer