How to solve a difficult problem in your previous experiences.
Verification Design Engineer Interview Questions
952 verification design engineer interview questions shared by candidates
Design a method for verifying the interface between a memory unit and cpu.
What is Uvm methodology? Inline constraints
Write dynamic array, MUX in Verilog
They asked questions related to VLSI concepts, Verilog coding, and basic aptitude problem-solving.
Questions on uvm and uvm concepts
They asked mostly about my current work,my roles, challenges etc. they asked about SV constraints,scoreboard, and some C related queries.
The interviewer asked some verification questions - those were nice; but then he also asked a software (i.e "cracking the coding interview") type of question. I'm not a Software Engineer
describe your strength and weakness
SV constraint writing UVM TB writing
Viewing 391 - 400 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer