They asked about more on verilog coding, system verilog data types, uvm phases. Constraints, assertions and mathematical questions
Verification Design Engineer Interview Questions
951 verification design engineer interview questions shared by candidates
What is the difference between a bipolar transistor and a mos transitor ?
Design the basic gates using 2:1 mux?
I have prepared to my interview
Tell me about uart protocol which I mentioned in resume
Aptitude and technical were asked
Basic verilog questions were asked including co-writing a program with an interviewer as well as from memory writing some functional blocks. Digital logic questions were also asked and used as a way to gauge how one might approach a larger-scale problem.
system verilog formats based on previous experience questons
What is handshake mechanism in uvm and explain how to override
what is 3`complement of 1010 ?
Viewing 361 - 370 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer