Describe a project that has most significantly impacted your learning experience?
Fpga Engineer Interview Questions
542 fpga engineer interview questions shared by candidates
Given timing characteristics of FPGA components, calculate the minimum required clock period.
Lots of design questions, some with very clear answers and some more open ended. They paid a lot of attention to critical paths and minimizing logic usage/latency because that's their bread and butter.
1. What is a FIFO 2. What is functional coverage
1. 30 mins phone screening about my resume and my background. 2. a) fill out a truth table for 4 to 1 mux. b) implement an 8 to 1 mux with 3 given 4 to 1 mux. c) 1)Given few declared variables in a struct C/C++, calculates the total number of bits that allocate and occupy in the memory. EX. ..... char hello; uint_32 hi[5];....... ANS: total bits of memory require = 8 + 32 * 5 = 168 bits. 2) Imagine that an HDL code is sending 168 bits of data to the two variables in struct C/C++. Fill out the bit length of each variable. ANS: hello[7:0] and hi[167:8]. Very easy questions.
About ethernet communication and timing system.
Asked me to explain Handshake mechanism
What is the computational complexity of the FFT
• Tell me about yourself • Rate yourself in Verilog, SV, UVM • Verilog code in generating clock pulse high in first 3 clock pulses and low in rest of clock pulses and again clock pulse should be high on 10th to 13th. This cycle should repeat. (10 min) • FSM 1011 overlap and explain that • Mealy and moore machine. • Project (communication protocol, fpga projects, ASIC project) • Setup and hold time • What is metastability • How to minimize the violation • Most priority violation setup or hold • General question • If you giving the opportunity in fpga or dsp you will ready to work • Tell me about NOKIA
They asked me to describe projects I had on my Resume.
Viewing 411 - 420 interview questions