4-5 general hdl design questions, fast paced
Digital Verification Engineer Interview Questions
43 digital verification engineer interview questions shared by candidates
In round 1 - 19 MCQs related to general concepts, a mix of digital and analog electronics, mainly digital. 3 subjective question from - STA, STA, FIFO depth calculation 2 circuit design questions - FSM sequence generator , differently clock delayed output using MUX and flip flops. Round 2- Started with basic STA questions and went up to solving some on paper. Later digital design questions about mux , flip flop, counter, clock divider , FSM. Basic Verilog code like Fibonacci numbers generator , counter. MOS - MOS inverter questions and sub threshold region conduction. Short channel effects.
They are very interested in your overall grade.
In Randomization , calculate the probability of each of the numbers but on different syntaxes.
Write the VHDL or Verilog code for a given state machine diagram.
it was general discussion about logic design and he gave me discribtion about circuit and asked me to leocate the signals that i should select for testing and verifying they gave me small task about an alu and i am supposed to write verification code in system verilog for it , actually they were very generous they provide the matrials to learn more about system verilog and how to write such a design
Mostly from you CV. 1. Explain the testbench architecture. 2. GLS exerience 3. vManager regression 4. Formal verification.
Tips for round 2- keep your basics strong. Don't need much. Just got get played by interviewers. If you're stuck or don't know the answer. Atleast try for an approach and keep asking for feedback. Before solving any question, explain your approach and then proceed. Your behaviour shouldn't be like digital systems, either 0 or 1. It should be like analog. Keep explaining every step. And don't say anything that you can't explain. Tips for round 3- Just don't lie. Speak the truth. Don't mention GATE scores in CV. Deny any further studies plan from your side. Just say that you'll do it if your firm wants you to upgrade your skills and be more productive for firm. Else you have no plans. Preferred location - Always say Noida.
what is setup and hold time?
Generate a clock divider using or gate
Viewing 31 - 40 interview questions
See Interview Questions for Similar Jobs
Design VerificationDesign Verification EngineerDigital VerificationSenior Verification EngineerHardware Engineer IiVhdlFpga Verification EngineerSenior Digital Signal Processing Dsp EngineerHardware DeveloperRf Engineer ConsultantSenior Fpga EngineerHardware EngineeringAsic Design Verification EngineerIngenieur CommunicatiesystemenHardware EngineerIc Digital Design EngineerPrincipal Rf EngineerElectronics Engineer