Create not gate using nand gates only
Digital Design Engineer Interview Questions
553 digital design engineer interview questions shared by candidates
FSM FLIP FLOP, VLSI BASICS , SET UP HOLD TIME AND ASK IN DETAIL ABOUT DIGITAL CIRCUITS AND ALL ABOUT DIGITAL INTREGRATED CIRCUITS.Qualcomm paper consisted of three sections. The first section had general aptitude questions. I cannot suggest anything on this. The second section was on programming which had basic questions on C ranging from datatypes to pointers. The first year course on computer applications is enough to answer most of the questions. You can expect questions on sorting techniques, structures, pointers, and finding asymptotic complexity and output of the given code. We had questions on the source of compile time or run time errors in a program and correcting the code for proper execution. The third section had basic electronics questions, both analog and digital. It was much simpler than that of TI. The main concepts to be good at are gates minimization, multiplexers, decoders, Canonical expressions, flip-flops, counters, BJTs. Both TI and Qualcomm may have a question or two on general topics such as maximum power transfer theorem, variation of parameters with temperature given the temperature co-efficient, which can be directly solved by data given. So, working on basics will definitely help you a lot to clear the tests. 14k Views · 142 Upvotes Upvote142
They were asking on fundamentals and going to advanced only if you are good at basics
How do you make a divide by 2 counter?
What are the areas of my interest?
How can you make an inverter out of only NAND gates?
Blocking vs non blocking in verilog and its synthesized netlist.
Asynchronous FIFO depth calculation, System verilog testbench overview
The questions mainly test how strong you are at tour basics and also your way of approach to the problem
explain clock skew
Viewing 21 - 30 interview questions