Basic question on UVM?
Design Verification Interview Questions
1,113 design verification interview questions shared by candidates
My experience was bad in 2 rounds otherwise good in other 3 rounds.
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
Not Applicable and confidential as per norms
Given read and write freq, how to calculate FIFO depth?
First Phone interview Computer Architecture stuff: OOO, memory dependencies, Piplelining, Fetch stage, Branch Prediction System Verilog: coverage and assertion writing Digital Logic: Implement AND and OR using 2:1 mux Asked to rate myself in C++, System Verilog Second Phone Interview: Similar Comp Architecture questions C program to sort array. Binary search vs Linear Search. Time complexity.
questions about OVM process
How to convert hexadecimal to decimal.
Design a circuit that takes 4 bit BCD as input and has the input times 5 as output
- about SV, FIFO design, arbiter design
Viewing 1091 - 1100 interview questions