Questions based on CV mostly questions are from SV, UVM, Protocols
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
tell me the UVM testbench execution flow
How would you write a testplan for a FIFO? Create an AND gate from NAND gates. How do you select 2 values from an array whose sum is some value p in linear time?
1 easy and 1 medium level leet code problem along with unit test and expected output of a program.
Describe the testbench hierarchy in UVM
1. what is the alternate for analyis port 2. related to fork join 3. interrupt handling
Tips for round 2- keep your basics strong. Don't need much. Just got get played by interviewers. If you're stuck or don't know the answer. Atleast try for an approach and keep asking for feedback. Before solving any question, explain your approach and then proceed. Your behaviour shouldn't be like digital systems, either 0 or 1. It should be like analog. Keep explaining every step. And don't say anything that you can't explain. Tips for round 3- Just don't lie. Speak the truth. Don't mention GATE scores in CV. Deny any further studies plan from your side. Just say that you'll do it if your firm wants you to upgrade your skills and be more productive for firm. Else you have no plans. Preferred location - Always say Noida.
apptiude was about the quantative, digital and a simple program. digital question are also simple you can search on internet. programming are also questions.
Debugging scenarios of latest project
About uvm Sv Ethernet Pcie Amba
Viewing 821 - 830 interview questions