you should reverse a linked list
Design Verification Engineer Interview Questions
949 design verification engineer interview questions shared by candidates
How do you prevent the reordering of instructions, and how would you use this as a solution to the above issue?
blocking vs non-blocking statements in sv
Types of memory and difference between memory and register, register, RAM, ROM, 64 bit adder, 64-bit register, OSI layer, Physical layer, interrupts, Types of interrupts, why it is priority high for non-maskable interrupts, why it is priority low for maskable interrupts, latch and flipflop. how latch acts as memory, many qns like these
A large spool has a rope wrapped around in a counterclockwise fashion. The rope is pulled by a force acting to the right such that the rope is pulled from under the spool. What direction will the spool roll if the system is affected by friction?
what is an array, factory, components?
What are your short and long term goals personally, and in the company?
How to verify a design? What do you know about your verification env? Do I know any AMBA protocol? Do I use shell script? or any other script language?
questions on overriding, overloading.
what is the 3 Cs in cache miss?
Viewing 51 - 60 interview questions