CMOS properties and fabrication
Yield Engineer Interview Questions
159 yield engineer interview questions shared by candidates
Draw a NAND or NOR CMOS gate. Which one is this? Why do we draw PMOS on top? What is the benefit of having PMOS connected to Vdd?
Delay problem: A 10 ns delay is connected to one input of a NAND gate, a 2.5 ns delay inverter is connected to the other. Input is high until 10 ns, then goes high again at 50 ns. What is the behavior of the output?
1.Typical Phone interview with 2 Managers who asked about DRAM, NAND basic understanding, did stress on behavioral questions and stressed upon 1 question regarding difficult customer and how will you react to such situation? 2. 2nd Phone interview was taken by Area manager with rapid fire question round with basic material science, which was quiet interesting and tests your basics. 3.Onsite interview consisted of different technical rounds: interestingly the interviewers showed different SEM images and asked to find the defect. 4.Few engineers asked about semiconductor process knowledge as well as CMOS, transistor knowledge.
CMOS Basics Operation and some MOSFET related.
what do u know about yield engineer
Is it desirable to have an Ids-Vgs curve which is more steep or less?
Why do you want to work for TSMC, are you familiar with what makes us different from other chips companies.
Why would you like to join this company?
Describe a time when you displayed leadership?
Viewing 111 - 120 interview questions