How we can integrate agents without them generating stimulus
Verification Engineer Interview Questions
2,558 verification engineer interview questions shared by candidates
Some verification related questions were asked?
UVM Concepts and Work Experience of previous project
1.difference between dynamic,static ,short circuit power diddipation ,where and how it happens ,how to reduce them 2. power reduction technoques at logic and architectute level 3. verilog
Design a digital circuit that on every third cycle calculates the average between the first and the second posedge and write it in verilog
return count of characters in a string, in C
Questions about UVM, computer architecture, C++ coding and background.
About digital electronics for VLSI domain
What is TLB cache? Why is it used?
MATLAB functions, DSP related questions;
Viewing 2481 - 2490 interview questions