FSM problem. i had to write the state machime to find if the number was divisible by 3 or not. sequence detector for divisible by 3 numbers in cummulative manner.
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
Nothing special, asked about the work I had done so far.
vmm is used extensively and people over there dont know ovm or plane system verilog is better thatn vmm
Analog Questions
How do you build a Mux using gates
What technical experience have you had in the past?
what is a asic design?
technical- counter, data types (enum, struct), blocking and non blocking assignments. Aptitude- mixture and allegation, ratio and proportion, distance and speed, percentage, population based question.
Basic digital verilog system verilog uvm
1.Brief introduction 2.Explanation of the projects 3.Protocol related questions 4.UVM related questions 5.SV related questions
Viewing 1761 - 1770 interview questions