Basic questions related to Digital design, Verilog, specific protocol, Systemverilog, OOPS, UVM and apptitude.
Verification Engineer Interview Questions
2,558 verification engineer interview questions shared by candidates
Codice UVM e codice VHDL
How interested are you in working for Aptiv on a scale from 1 to 10?
6. programs in c, fsm design
They assessed only Computer Architecture knowledge. They asked about ARM architecture, Cache, assembly language, C language
What will be the last line of code in a UVM testcase?
1.about work experience 2. Questions related to skill
Find Largest Sum Contiguous Subarray
They ask about things mentioned in your resume, verilog, assembly language, RTL design etc.
25 horses question, burning candles, matchstick puzzle,etc
Viewing 141 - 150 interview questions