Given this design and their features, explain how you would build a UVM testbench to verify it.
Verification Engineer Interview Questions
2,565 verification engineer interview questions shared by candidates
What is a state machine?
A router transmits the data. If the data is destined for same address then the packets should arrive in the same order as it is transmitted. The packet sent second is not allowed to overtake the one sent first. But if the packets are destined for different address it can overtake the other packet. How will you verify this design. The packet does not contain any ID.
What do each of the bits represent in a memory address having a two-way associative cache with size: X words, Y lines, etc.
what is the most difficult person you met in your work? how did you handle that?
Mesi Moore and mealy Coding
Given a function in C++, describe the intended purpose, what it returns, and fix the code so it actually returns what it is meant to return.
test bench architecture tesplan and verification
Design a full adder using MUX
1]fabonassi series, 2]binary tree 3]sorting array without built in functions 4]probablities when randomizing 5] unique constraint.
Viewing 1471 - 1480 interview questions