simple question about RC circuit
Validation Engineer Interview Questions
1,604 validation engineer interview questions shared by candidates
most efficient way to sort array in C
Murex,Semaphore,Deadlock memory management in brief.
Different debugging methods
A System under test scenario was described and asked several questions about how would you solle certain issues.
Several behavorial questions.
1. basics of cache coherency, cache architecture 2. Test plan scenario for different machines (ex: vending machine)
Do you have experience in Verilog?
Oops, identifying corner cases for specific designs, Computer Architecture concepts.
They ask me about python, linux and c++
Viewing 511 - 520 interview questions