i dont know not properly remeber
Rtl Design Interview Questions
212 rtl design interview questions shared by candidates
Pipeline, All types of hazards.
Per quale motivo vuoi lavorare in Codasip?
They asked about clock domain crossing and how to design a FIFO.
Questions on FSM, STA, FPGA, Verilog Basics, SV Basics,
All the basics of digital and verilog
Cache coherency, fifo design , clock , Perl scripts,
They given input frequency and output frequency and told us to draw output waveform for clock divider in verilog
Design freq divider, counter, convert 1 design to another design
No difficult questions . basics of digital electronics
Viewing 191 - 200 interview questions