array questions puzzles and they asked some digital electronic questions
Rtl Design Engineer Interview Questions
185 rtl design engineer interview questions shared by candidates
What is metastable state in flip flop.? How to resolve setup and hole violation .? What is STA.? Question related to previous work experience.?
logic gates and CMOS design logics, Verilog basics sequential design circuits registers DDR Layout design
1) What is the best Example of Digital system? 2) Name the two forms of Boolean expression? 3) Write down the Characteristics of Digital ICs? 4) Define Setup time and hold time ?etc
Sure, here's a common Verilog interview question: **Question:** Explain the difference between blocking and non-blocking assignments in Verilog. **Answer:** In Verilog, blocking assignments (`=`) are executed sequentially in the order they appear in the code. This means that the right-hand side (RHS) is evaluated immediately, and the assignment is performed right away. Non-blocking assignments (`<=`), on the other hand, are used for modeling concurrent behavior. They allow multiple assignments to happen at the same time, without being influenced by the order in which they appear in the code. The RHS is evaluated immediately, but the assignment is scheduled to occur after all other statements in the current time step have been evaluated. This distinction is crucial for modeling digital circuits accurately, and using the appropriate assignment type depends on the intended behavior of the design.
skills and experience in RTL
Q: What's metastability ? how to avoid/manage it ? Q: What are FIFOs ? what are some flags used in it ? Q: Write logic in Verilog for flag pointers for a FIFO.
Difference between synchronous and asynchronous reset
They asked about setup-time and hold-time violation and techniques to resolve them.
How to design a 6:1 mux
Viewing 101 - 110 interview questions