What is metastability? Could you explain setup/hold time violation? How to solve them? A pattern detection in FSM and told him how the state changes.
Digital Design Engineer Interview Questions
553 digital design engineer interview questions shared by candidates
Setup time and hold time
How to get out of FSM stuck in the same state?
How to synchronize with a FIFO.
How to divide a clock by 3 without using PLL?
what is setup and hold time?
The interviewer asked me some basics questions like frequency divide by 3, D-FF, transform DFT.
Effect clock skew on setup /hold time
Typical verilog questions which you find
3) Flip flop A -> Flip flop B -> Flip flop C - output of Flip flop is C is connected to Flip flop A. Combinational delay between A and B is 3ns, b/w B and C is 4ns, b/w C and A is 5ns. Case a) Find max operating freq? [setup = 1ns, hold = 1ns,clock to q =0] Case b) Now make the flip flop B , neg edge triggered . Find max operating freq?
Viewing 521 - 530 interview questions