About digital,verilog,system verilog questions In sv oops concepts
Design Verification Interview Questions
1,113 design verification interview questions shared by candidates
How would you verify a write-back 4-way set associative cache using assembly language programming.
1. Difference between Temperal and Spatial 2. Difference between Shared Memory and Memory Passing 3. How to transfer a float number to integer in c++ 4. questions about class, inheritance, polymorphism and so on.
expected salary with respect to your experience
I have over 30 years developing flight an ground hardware for the space and aviation communities. THis background was assessed during the interview.
What are the components used in an additional circuit?
Do you think your team spent too much time for the (simple) design you worked on (with a smile that hints that my team doesn't know what we are working on)?
Jk flip flop,logic gates,register table (embedded) k map and some VLSI basics
Reverse linked list
Identify stress concentrations on a PCB
Viewing 101 - 110 interview questions