Digital Electronics:- FSM, Register, Flip flop, MUX. Verilog:- write program for FSM, clock generator, mux. SystemVerilog:- programming question based on randomisation. UVM:- write code for driver sequencer ,Tlm ports.
Design Verification Interview Questions
1,113 design verification interview questions shared by candidates
masters project in in depth in terms of technicalities
Parler nous de vos experiences.
1.what are the problems you faced during your project?
OOP and polymorphism. Basic System Verilog and UVM coding.
How to deal with clock domain crossing issues, timings in logic circuits etc
Convert the RTL logic to a gatelvel netlist. Constraint question from system verilog.
virtual memory standard libraries in C how to build a cache how will you move data in cache what is recursion linked lists, binary tree, flat architecture, how a CPU would work
virtual memory standard libraries in C how to build a cache how will you move data in cache what is recursion linked lists, binary tree, flat architecture, how a CPU would work
Given an expression with brackets, Suggest a solution to check legality: Examples: ((), )(), (((} , {[()]
Viewing 1061 - 1070 interview questions