I can't say exactly but one SystemVerilog question was to implement a finite state machine given a certain output. Review sequence detectors.
Design Verification Engineer Interview Questions
951 design verification engineer interview questions shared by candidates
How to design a UVM testbench for a given design. What all componets are needed etc. Corner cases to test out and efficient way to build environment
System Verilog Virtual functions
System Verilog ,UVM Basics, Questions on Resume. Assertions,Constraints. Memory Verification plan
Constraint randomization based question linking to AXI and memory filling
Confidential. But related to system verilog and uvm.
design a vending machine from architecture to rtl..
Describe your previous projects and describe your contribution in them
bitmasking using systemverilog C++ classes
I don't remember the question clearly but something that had to do with implementing some methods in a (UVM-like) Scoreboard class.
Viewing 731 - 740 interview questions