C questions sheet ( 5 questions including questions on binary tree, difference between ++var and var++, sorting question)
Circuit Design Engineer Interview Questions
118 circuit design engineer interview questions shared by candidates
VLSI Design, schematic, Circuits analysis
What was the challenges in the previous projects and how did you solve them?
What happens if the output of an inverter is fixed at minus 1 volt?
Decribe the structure of speakers.
why PMOS is slower than NMOS, questions on computing output of a circuit having complex NMOS pass gate connections etc
Why there is a pinch-off during saturation mode of a CMOS device?
Whether you have any silicon layout experience?. What happens if the capacitor is connected between the output and input nodes of the common source amplifier.
Recruiter questions: 1. Why this job? 2. What happens to performance of invertor when body is tied to -ve voltage? 3. How will propagation delay of invertor scaled with sizes of PMOS and NMOS? Director phone screen: 1. MOSFET capacitance variation with gate voltage, list three regions this C. 2. I-V characteristic of NMOS whose drain is tied to Vdd, Source/Body to Gnd and Gate.voltage is sweep from 0 to Vdd. Mention different regions of this curve. 3. How will NMOS drain current scale with temperature variation? 4.Consider a blackbox circuit that sources current 'I'. What tests will you perform on it?
What is the difference between latches and flip-flops? What is the output of a flip-flop if the output is passed through an inverter and then fed back to the input?
Viewing 11 - 20 interview questions